I. INTRODUCTION
L OW-TEMPERATURE poly-Si thin-film transistors have high mobility and driving current, making them highly suitable for realizing peripheral circuits on active matrix liquid crystal displays (AMLCDs) glass substrate [1] . However, the traditional LTPS TFTs, which use PECVD SiO or Si N as the gate insulator, suffer from high interface trap states, low electrical breakdown field ( MV cm) and high gate leakage current [2] . In contrast, PECVD oxynitride has been reported to archive strong Si N bonds, smooth interface, and excellent charge trapping properties in the oxynitride/poly-Si interfaces [3] . However, although the oxynitride is a good candidate for forming high quality ultrathin oxide, it is not suitable for highvoltage LTPS TFTs peripheral driver integrated circuit (IC) applications. Specifically, the plasma radical oxidation process has difficulty in obtaining a thick and high quality dielectric film at low oxidation temperature ( C) because of self-limiting effect of thermal oxidation [4] and plasma induced damage [5] . Because of the small breakdown voltage of such thin ( Å) plasma grown oxide, which cannot be applied in making high-voltage TFTs peripheral driving ICs [6] , [7] . Consequently, a high quality and durable low-temperature gate dielectric needs to be developed for LTPS TFTs peripheral circuit applications embedded on AMLCDs plates. This study proposes a simple stack gate dielectric structure, based on the continuous stacking of PECVD N O plasma grown ultrathin oxynitride (about 3 nm) together with thick-TEOS oxide (37 nm), without breaking the process chamber vacuum. The high quality ultrathin oxynitride formed a strong Si N bonds and low charge trapping density at the oxynitride/poly-Si interface. The upper 37 nm TEOS oxide layer solves the high-voltage operation problem in the application of LTPS TFTs peripheral circuits.
II. DEVICE FABRICATION
Amorphous silicon (a-Si) films with thickness of 100-nm were formed on 4-in thermally oxidized Si wafers by dissociating SiH gas at 550 C using LPCVD. The a-Si films were then pre-patterned into active islands, and subsequently crystallized at 600 C furnace annealing in the N ambient for 20 h. Following surface oxide removal, the 40-nm-thick stack gate dielectric (37 nm TEOS/3 nm SiON) film was formed by two step oxidation. First, PECVD N O-plasma oxidation was performed at 300 C substrate heating, a plasma pressure of 100 mtorr, 200 W RF power and 1 min of treatment time to grow a 3 nm thick oxynitride, then a 37 nm thick PECVD TEOS was continuously deposited in-situ on the thin-oxynitride without vacuum breakout. For comparison, the control sample was comprised of a 40 nm thick PECVD TEOS oxide without N O-plasma treatment. Next, a 200 nm-thick poly-Si was deposited and patterned for the gate electrode. Also, a self-aligned phosphorous implantation was performed at a 5 cm dosage and 40 Kev energy. Moreover dopant activation was performed at 600 C furnace annealing at N ambient for 12 h following the deposition of a 400 nm TEOS oxide passivation layer and contact hole definition. Finally, 500 nm Al was deposited and patterned to provide an electrode pad. Al sintering was then carried out at 400 C for 30 min. These LTPS TFTs devices were fabricated without using hydrogenation plasma passivation treatment. oxide is between 33 V and 34 V ( MV cm). These breakdown voltages prove that PECVD TEOS/oxynitride stack oxide is superior to conventional TEOS oxide ( V). Fig. 2 shows the capacitance-voltage ( -) curve of the stack oxide. The -curve of stack oxide exhibits a rather sharp transition curve compared with the conventional TEOS oxide. The sharp transition indicates that the interface traps of N O-plasma oxynitride is less than conventional TEOS oxide [8] . However, the larger shift of the TEOS/N O-plasma oxynitride stack oxide is caused by the damage induced by N O-plasma and charging damage from plasma-enhanced TEOS deposition, which results in charge trapping [3] , [5] . Even the TEOS/oxynitride stack oxide induced more trapped charge than with TEOS oxide, causing a slightly flatband voltage ( ) shift than with the latter. The TEOS/oxynitride stack gate dielectric still demonstrates good interface property and lower leakage current, which are significantly better than with TEOS oxide. Fig. 3 displays thecharacteristics of the stack oxide LTPS TFTs. The ON current of the stack oxide TFTs was approximately one order larger than that of the TEOS oxide TFTs. Moreover, at high electric field, the leakage current is 1.1 nA and 0.23 nA for TEOS TFTs and TEOS/oxynitride TFTs, respectively. The leakage current of stack oxide TFTs was much lower than that of TEOS oxide TFTs, when the TFTs were biased at larger reverse bias of V. At low electric field, the minimal leakage current was 4.1 pA and 6.34 pA for TEOS TFTs and TEOS/oxynitride TFTs, respectively. The low minimal leakage current of TEOS TFTs is due to a large amount of interfaced states and grain boundary traps in TEOS TFTs. The subthreshold swing (SS) of the stack oxide TFTs was 2 V/dec, compared to 2.67 V/dec for the TEOS oxide TFTs. The subthreshold swing of TFTs is well known to be controlled by the interface trap states, while the small SS value implies the low interface states [9] . Notably, the field effective mobility of stack oxide TFTs is over 4 times than that of TEOS oxide TFTs where both measurements were taken at V and 23 V. However, the mobility and subthreshold swing are still rather poor because the growth conditions of LPCVD polysilicon film was not optimized, so our conventional polysilicon thin film transistor with TEOS oxide only has mobility of only about 3 cm V s poorer than reported elsewhere [1] , However, its electrical properties were consistent with data for nonoptimized polysilicon film [9] . To investigate the improvement of device characteristics in stack oxide LTPS TFTs, this study also evaluated the grain boundary trap density using a modified Levinson's model [10] . The density of the grain boundary traps in TEOS/oxynitride TFTs and TEOS TFTs was found to be 1.45 cm eV and 1.78 cm eV, respectively, indicating that the N O-plasma oxynitride film reduces both the interface and grain boundary trap states. However, the grain boundary traps play a more important role than the reduction of interface states, in the mobility and subthreshold swing improvement of LTPS TFTs [11] . We will try to use high-quality novel TEOS/oxynitride on excimer laser crystallized LTPS TFTs to improve further the performance of LTPS TFTs in the future work. Fig. 4 shows the SIMS depth profiles of N and O atom in the N O-plasma grown oxynitride and TEOS dielectric films. Structurally, the SIMS samples comprise poly-Si/oxide/poly-Si, and were prepared as the same process as the LTPS TFTs. The N concentration of the oxynitride film is clearly about one order higher than that of the TEOS oxide film. This phenomenon proves that large amounts of nitrogen exist in the oxynitride film and form the strong Si N bonds in the oxynitride/poly-Si interface.
III. RESULTS & DISCUSSION

IV. CONCLUSION
The LTPS TFTs fabricated with TEOS/Oxynitride stack dielectric exhibit excellent characteristics including electric field up to 8.4 MV/cm, low leakage current, low interface trap density, and low poly-Si grain boundary trap states resulted from the formation of strong Si N bonds in the oxynitride/poly-Si interface, while the N O-plasma passivation effect reduced interface and grain boundary trap density.
